

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/621,292	07/17/2003	Min-Chul San	8021-160 (SS-18118-US)	2476
22150	7590 07/28/2005		EXAM	INER
F. CHAU & ASSOCIATES, LLC 130 WOODBURY ROAD			PHAM, THANH V	
WOODBURY, NY 11797			ART UNIT	PAPER NUMBER
			2823	
			DATE MAILED: 07/28/200	DATE MAILED: 07/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

17A		•				
	Application No.	Applicant(s)				
	10/621,292	SAN ET AL.				
Office Action Summary	Examiner	Art Unit				
· · · · · · · · · · · · · · · · · · ·	Thanh V. Pham	2823				
The MAILING DATE of this communi Period for Reply	ication appears on the cover sheet wi	th the correspondence address				
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNI - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this comm - If the period for reply specified above is less than thirty (30) - If NO period for reply is specified above, the maximum states a Failure to reply within the set or extended period for reply Any reply received by the Office later than three months a earned patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no event, however, may a reunication. O) days, a reply within the statutory minimum of thirty stutory period will apply and will expire SIX (6) MON will, by statute, cause the application to become AB.	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) file	d on <u>24 <i>June 2005</i></u> .					
2a)⊠ This action is FINAL .	This action is FINAL . 2b) ☐ This action is non-final.					
• • • • • • • • • • • • • • • • • • • •	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practic	ce under Ex parte Quayle, 1935 C.D	. 11, 453 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-8 and 12-26</u> is/are pendin	☑ Claim(s) <u>1-8 and 12-26</u> is/are pending in the application.					
4a) Of the above claim(s) is/ar	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.	Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-8 and 12-26</u> is/are rejecte	☑ Claim(s) <u>1-8 and 12-26</u> is/are rejected.					
7) Claim(s) is/are objected to.	Claim(s) is/are objected to.					
8) Claim(s) are subject to restric	tion and/or election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to	by the Examiner. Note the attached	Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
2. Certified copies of the priority3. Copies of the certified copies	documents have been received. documents have been received in Ap of the priority documents have been	pplication No				
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action	n tor a list of the certified copies not i	received.				
Attacheseette						
Attachment(s) 1) Notice of References Cited (PTO-892)	4) 🗖 Into-day: S	Ummon (PTO 412)				
 2) Notice of References Cited (P10-692) 2) Notice of Draftsperson's Patent Drawing Review (P' 	TO-948) Paper No(s	ummary (PTO-413))/Mail Date				
3) Information Disclosure Statement(s) (PTO-1449 or Paper No(s)/Mail Date		nformal Patent Application (PTO-152)				

Application/Control Number: 10/621,292 Page 2

Art Unit: 2823

DETAILED ACTION

Response to Amendment

Claim Rejections - 35 USC § 103

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 2. Claims 1, 3-6 and 12, 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doan et al. US 5,196,360 in combination with Takeuchi US 5,766,997.

The Doan et al. reference discloses a method for fabricating a semiconductor device, figs 1-4, comprising:

forming a field region on a substrate 12 to define an active region;

forming a gate pattern 22/14 on the active region, wherein the gate pattern includes sidewalls;

forming spacers 24 on the sidewalls of the gate pattern;

forming source/drain regions 16/18 aligned with the spacers on both sides of the gate pattern;

forming a titanium layer 28 for silicide on the entire surface of the substrate; forming a N-rich titanium nitride layer 30 on the *titanium* layer;

thermally treating the *titanium* layer 28 for silicide and the N-rich titanium layer 30 to form a *titanium* silicide layer on the gate pattern and the source/ drain region;

Art Unit: 2823

and selectively removing the *titanium* layer for silicide and the N-rich titanium nitride layer, wherein a top portion of the *titanium* silicide on the gate pattern and the source/drain region is exposed, col. 5, lines 17-21.

Re claims 1-4 and 12-15, the Doan et al. reference does not use Ni-based metal but uses titanium as a metal layer for silicide. Re claim 12, the Doan et al. reference does not disclose cleaning the substrate using a wet cleaning process.

The Takeuchi reference discloses a method for fabricating a semiconductor device, embodiment 4, comprising:

forming a field region on a substrate 121 to define an active region, fig. 12A; forming a gate pattern 125 on the active region, wherein the gate pattern includes sidewalls, fig. 12B;

forming spacers 130/131 on the sidewalls of the gate pattern, fig. 12D;

forming source/drain regions 127/128, 132/133 aligned with the spacers on both sides of the gate pattern;

"the source region is damaged by ion implantation. Before the silicide layer is formed, therefore, dilute HF <u>cleaning is generally performed</u> to exposed the surface of the silicon substrate", col. 9, lines 35-37;

forming <u>nickel</u> or *titanium* or cobalt (*re claims 3-4 and 14-*15) interchangeably for a metal layer 136 for silicide on the entire surface of the substrate, col. 1's lines 29-30, col. 7's lines 30-37, e.g.;

forming a titanium nitride layer 137 on the Ni-based metal layer 136;

Art Unit: 2823

thermally treating the <u>Ni-based metal</u> layer for silicide and the titanium nitride layer to form a nickel silicide layer on the gate pattern and the source/ drain region, col. 17, lines 24-30; and

selectively removing the <u>Ni-based metal</u> layer for silicide and the titanium nitride layer, wherein a top portion of the nickel silicide on the gate pattern and the source/drain region is exposed, col. 7, lines 39-41.

Re claims 1 and 12, the Takeuchi reference does not use N-rich titanium nitride but uses titanium nitride and makes the titanium nitride layer enriched with nitrogen while annealing "under the nitrogen or ammonia environment", col. 8, lines 12-13.

It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the metal layer for silicide of the Doan et al. reference with material of <u>nickel</u> as taught by Takeuchi because the nickel layer for silicide of Takeuchi would provide the metal layer for silicide of Doan et al. the same characteristic as analyzed by Takeuchi to enhance the reduction in sheet resistance (Takeuchi's col. 1, lines 24 and 65). Alternatively, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide the method of Takeuchi with N-rich titanium nitride of Doan because the N-rich titanium nitride of Doan would provide the titanium nitride of Takeuchi with inhibition ability of "outgrowth of silicide and potential short circuit paths between adjacent silicide contact areas" (Doan's abstract).

Art Unit: 2823

Further, it would have been obvious to one of ordinary skill in the art at the time of the invention to provide the process of Doan et al. with the step of cleaning the substrate using a wet cleaning process as taught by Takeuchi as the cleaning step would be selected in order to expose the surface of the silicon substrate.

Use of Ni-based metal and N-rich titanium nitride in the combination would provide "the nickel silicide on the gate pattern neither shorted nor cut, a pit is prevented from being formed in a boundary area between the active region and the field region, and lumping of the nickel silicide is prevented and a silicide residue is prevented from remaining on the spacers and the field region" as claimed.

Re claims 5 and 16, the Doan et al. reference discloses the chemical formula TiN_x where x>1 or from about 1 to 2 or 1.1 to 1.3 (col. 2, line 8, col. 3, lines 24-31, col. 6, line 8).

Re claims 6 and 17, the Takeuchi reference discloses the thermal treatment for forming nickel silicide layer is carried out using a RTN, col. 8, line 11.

3. Claims 2, 7-8 and 13, 18 and 19-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Doan et al. with Takeuchi US as applied to claims 1, 3-5 and 12, 14-16 above, and further in view of Catabay et al. US 6,503,840 B2, Jaiswal et al. US 6,664,166 B1 and Hill et al. US 6,775,046 B2.

The combination of Doan et al. and Takeuchi teaches substantially all of the instant steps of the method for fabricating a semiconductor device, although Doan et al.

Page 6

Art Unit: 2823

teaches the transistor structure is formed using conventional technique, titanium layer 28 for silicide and nitrogen-rich titanium nitride layer 30 are formed by sputtering (col. 4, lines 2-4 and 35-54), and Takeuchi teaches cleaning the surface of the substrate and forming the nickel and titanium nitride layer by sputtering; none of the reference teaches at what temperature the Ni-based metal layer is formed and using RF sputtering etching to remove particles from the surface of the substrate in situ with the formation of Ni-based layer and TiN layer.

Re claims 2 and 13 and 19-26, the Hill et al. reference teaches, col. 9, Il. 34-45

As known, the temperature at which the target is maintained influences the composition of the alloy that is deposited on the substrate during sputtering. As example, if the block of metal in dish 27 is a titanium <u>nickel alloy</u> of 50% titanium and 50% <u>nickel</u>, and that target is <u>at room temperature</u> during the <u>sputtering</u> process, the alloy deposited on the substrate will be different in composition, namely, 48% titanium and 52% <u>nickel</u>. If the target is <u>at 100 degrees C</u>. during the sputtering process, then the composition of the deposited alloy will be 49% titanium and 51% nickel. And if the target is maintained at <u>a temperature of 200 degrees C</u>. during the sputtering process, the deposited alloy will be 50% titanium and 50% nickel.

Choice of temperature in the formation of elements would have been a matter of routine optimization because temperature is known to affect device properties and would depend on the desired device density on the finished wafer and the desired device characteristics as taught by Hill at al. One of ordinary skill in the art would have been led to the recited temperature through routine experimentation to achieve desired deposition and reaction rates. It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the process of the combination with the Ni-

Page 7

Art Unit: 2823

based metal sputtering with selected temperature of about 25 to 500 ^oC because the sputtering of Ni-based metal within the selected temperature range would give the process of the combination with the desired metal as taught by Hill et al.

Re claims 7-8 and 18 and 19-26, the Catabay et al. reference discloses the process wherein the contaminated surface is solvent cleaned to remove residues and then RF cleaned before titanium and then titanium nitride are deposited over the surface in the same chamber, abstract.

The Jaiswal et al. discloses "a method for processing a partially fabricated semiconductor wafer ... including performing a <u>wet pre-metallization cleaning step</u> on the surface of the wafer, performing an <u>RF plasma sputter etching</u> process ... while maintaining unbroken vacuum conditions ... and depositing a layer of metal on the surface of the wafer ... a stabilization bake cycle then is performed on the wafer", col. 2, lines 50-66.

It would have been obvious to one of ordinary skill in the art at the time of the invention to provide the cleaning and depositing of the combination of Doan et al. and Takeuchi with the teachings of Catabay et al. and/or Jaiswal et al. because the steps of cleaning/etching and depositing of Catabay et al. and/or Jaiswal et al. would provide the process of Doan et al and Takeuchi with continuous process and preventing further contamination.

Application/Control Number: 10/621,292 Page 8

Art Unit: 2823

Response to Arguments

4. Applicant's arguments filed 06/24/2005 have been fully considered but they are not persuasive.

- 5. Applicant argues that "there is no teaching or suggestion in Doan or Takeuchi for a method for fabricating a semiconductor device whereby the nickel silicide on the gate pattern is neither shorted nor cut, and lumping of the nickel silicide is prevented" or "a pit is prevented from being formed in a boundary area between the active region and the field region" and "a silicide residue is prevented from remaining on the spacers and the field region" ass claimed. The examiner does not agree. Firstly, the applicant is directed to the abstract of the Doan et al. reference where at least one on the above device characteristics is disclosed. Secondly, the same materials treated by the same process as provided by the combination would yield the same results as claimed.
- 6. In response to the argument on the temperature during Ni-based metal forming, the examiner provides the Hill et al. reference as a prior art in addition to the optimization used in the previous Office action.
- 7. The argument on Catabay and Jaiswal is moet, based on the above response, because the combination of Doan and Takeuchi has not the deficiency as alleged. The combination would provide "the nickel silicide on the gate pattern neither shorted nor cut, a pit is prevented from being formed in a boundary area between the active region and the field region, and lumping of the nickel silicide is prevented and a silicide residue is prevented from remaining on the spacers and the field region" as claimed.

Application/Control Number: 10/621,292

Art Unit: 2823

8. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Page 9

9. In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Conclusion

- 10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 11. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not

Page 10

Primary Examiner

Art Unit: 2823

mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh V. Pham whose telephone number is 571-272-1866. The examiner can normally be reached on M-T (6:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

07/20/2005